In recent years, the growing density and complexity of VLSIs have led to an increase in the numbers of test patterns and fault models. Test patterns used in VLSI testing are required to provide high quality and low cost. Don't care (X) identification techniques and X-filling techniques are methods to satisfy these requirements. However, conventional X-identification techniques are less effective for application-specific fields such as test compaction because the X-bits concentrate on particular primary inputs and pseudo primary inputs. In this paper, we propose a don't care identification method for test compaction. The experimental results for ITC'99 and ISCAS'89 benchmark circuits show that a given test set can be efficiently compacted by the proposed method.
Introduction
In recent years, the growing density and complexity of verylarge-scale integration (VLSI) circuits has caused an increase in the numbers of test patterns and fault models. Test patterns for not only stuck-at faults [1] , [2] but also bridging faults [3] - [5] and transition faults [6] , [7] are required for VLSI testing. Because the test cost is generally proportional to the number of test patterns, the test cost increases with the increase in the number of test patterns.
Test compaction [8] is one of the methods to solve the problem that the number of test patterns increases. Test compaction methods are generally classified into two types: a don't care based method and a fault simulation based method. A don't care based test compaction method reduces the number of test patterns by merging a test pattern with other compatible test patterns [9] , [10] . A fault simulation based test compaction method reduces the number of test patterns by eliminating redundant test patterns by fault simulation. Reverse order fault simulation [11] and double detection [12] are examples of proposed fault simulation based methods for test compaction.
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a) E-mail: cihi12002@g.nihon-u.ac.jp DOI: 10.1587/transinf.E96. D.1994 opposite logic values without losing fault coverage. Such PI and PPI values can be regarded as don't care (X)-bits. X-identification methods to identify many don't care inputs of test patterns in a given test set have been proposed [13] - [15] .
In two proposed X-identification methods, XID [13] and DC-XID [14] , the places of X-bits are changed by algorithms. XID identifies X-bits concentrated in particular test patterns. Therefore, XID may be less effective for application-specific fields. DC-XID was proposed for low power testing fields and controls the distribution of X-bits identified from an initial test set. DC-XID averages the number of detected faults for each test pattern. As a result, the number of X-bits in each test pattern becomes almost equal.
For test compaction as application-specific fields, XID and DC-XID may be less effective, because these two methods do not take into account the distribution of X-bits for PI (PPI). We presume that X-bits should be distributed at PI (PPI) for the effectiveness of test compaction.
In this paper, we hypothesize that a uniform number of X-bits in each PI (PPI) in a test set is effective for test compaction. The relationship between the X-bit variance for PI (PPI) and the number of test patterns after test compaction is analyzed. An X-identification problem for test compaction is formulated from the results of the analysis and a heuristic algorithm of X-identification is proposed. This paper is organized as follows. Section 2 describes the relationship between X-bit variance for PI (PPI) and test compaction probability. Section 3 shows the correlation between X-bit variance for PI (PPI) and test compaction. Section 4 proposes an X-identification method for test compaction. Section 5 shows the experimental results for ISCAS'89 and ITC'99 benchmark circuits. Finally, Sect. 6 concludes the paper and discusses future work.
Background

Preliminaries
In this paper, full-scan design sequential circuits and combinational circuits are targeted. When test generation is applied to full-scan design sequential circuits, they can be treated as combinational circuits. Thus, we discuss X-identification methods for only combinational circuits henceforth. The number of PI's for a combinational circuit is denoted by N PI .
Copyright c 2013 The Institute of Electronics, Information and Communication Engineers Some of the specified PI values in a test set may be changed to the opposite logic values without losing fault coverage. Such PI values can be regarded as don't care bits. Don't care bits can be set to the logic value "0" or "1". The don't care bit is denoted as "X" or "x" in a test pattern.
Formulation of X-identification
In this paper, an initial test set T is generated by the Automatic Test Pattern Generator (ATPG). Given a circuit C and the fully specified test set T , we compute the test set XT , which includes some X-bits and has the following properties.
(1) XT covers T . (2) XT contains as many X-bits as possible. ( 3) The fault coverage of XT is equal to that of T .
We show a simple example of X-identification for a single stuck-at fault. Suppose that test set T in Table 1 (a) is generated for the circuit shown in Fig. 1 
As shown in Eq. (4), if the result of test compaction operation ∩ T for xt i and xt j includes at least one φ, xt i and xt j are incompatible.
As shown in Eq. (5), if the result of test compaction operation ∩ T for xt i and xt j does not includes φ, xt i and xt j are compatible. 
In Eq. (6), P0(xt, p k ) denotes probability that p k values of xt is 0, and P1(xt, p k ) denotes probability that p k values of xt is 1. If p k values of xt i and/or xt j are X-bits, the p k values are compatible. Therefore, test compaction probability is 1 when X-bits are included.
PCOM(xt i , xt j ) shown in Eq. (7) is an equation that expresses the test compaction probability for xt i and xt j .
PCOM(xt
i , xt j ) = N PI k=1 BP(xt i , xt j , p k )( 7 )
X-bit Variance at Primary Input
In this section, we describe X-bit distribution of each PI. In this paper, variance is used to evaluate the X-bit distribution of each PI.
In Eq. (8), if p k value of xt i is an X-bit, Eq. (8) returns 1; otherwise, it returns 0.
In Eq. (9), if p k value of xt i is a care bit, Eq. (9) returns 1; otherwise, it returns 0. A X (XT ) shown in Eq. (10) is the average value of the number of X-bits for PI in XT .
N PI is the number of PI's. N T P (XT ) is the number of test patterns in XT . In Eq. (11), s 2 (XT ) is the X-bit variance for PI in XT .
Relationship between X-bit Variance at PI and Test Compaction Probability
XID and DC-XID do not consider the X-bit distribution for each PI. Therefore, XID and DC-XID may be less effective for test compaction. In this section, test compaction probabilities of test sets XT v = {xt vn , xt vm } and XT u = {xt un , xt um } are compared. XT v and XT u are generated from same initial test set T = {t n , t m } by different X-identifications. We assume that the number of X-bits of XT v and XT u is equal.
Care bit values of p k for t n and t m are determined independently. Therefore, we assume that test compaction probability of each PI for t n and t m is
XT v is generated by X-identification X-ID v that does not make the number of X-bits at each PI in a test set uniform. XT u is generated by X-identification X-ID u that makes the number of X-bits at each PI in a test set uniform. Therefore, X-bit variance for PI is s (12) is an equation that expresses the number of PI's whose p k values of xt i and xt j are care bits.
cx(xt i , xt j ) shown in Eq. (13) 
xx(xt i , xt j ) shown in Eq. (14) is an equation that expresses the number of PI's whose p k values of xt i and xt j are X-bits.
From Eqs. (13) and (14), the number of X-bits of XT v and XT u is calculated as
Moreover, the number of PI's of XT v and XT u is calculated as
From Eqs. (7), (12), (13) and (14), test compaction probability of XT v is calculated as
test compaction probability of XT u is calculated as
Therefore, the distribution of X-bits for each PI affects the efficiency of test compaction.
Impact of X-bit Variance of Test Compaction
Preliminary Experiments
We analyzed the relationship between the X-bit distribution at PI in a test set and the efficiency of test compaction. In this preliminary experiment, variance was used to evaluate the X-bit distribution of each PI. In the first step, X-bits were randomly substituted for care bits of a specified ratio in an initial test set T , which was generated by the ATPG tool. As the result, the random test set RXT was generated. From 1000 test sets, RXTs were generated for 1000 kinds of variance values. As expected, RXT lost fault coverage compared with T . In the second step, test compaction [9] was performed for each RXT. Figure 2 shows the preliminary experimental results for the ITC'99 b14 benchmark circuit. Initial test set T c is a test set generated by the ATPG tool. T c was compacted dynamically and statically. Test set RXT c was generated by randomly substituting X-bits for care bits of a specified ratio in T c . The specified X-bit ratios were 70%, 80%, and 90%. Each RXT c lost fault coverage compared with T . After test compaction of RXT c , CRXT c was generated. Test set CRXT c was compacted by Dsatur [9] which merges test patterns with X-bits. Each CRXT c kept fault coverage compared with each RXT c . However each CRXT c and RXT c lost fault coverage compared with T . In Fig. 2 , the vertical axis is the number of test patterns in test set CRXT c . The horizontal axis is the X-bit variance for PI in RXT c . "X-bit 70%", "X-bit 80%", and "X-bit 90%" represent the experimental results of the X-bit ratios 70%, 80%, and 90% in RXT c , respectively.
Preliminary Experimental Results
In the "X-bit 80%" and "X-bit 90%" graphs, the number of test patterns after test compaction decreased from the approximate X-bit variance of 30,000 or less. When the X-bit variance exceeded 30,000, the number of test patterns could not be reduced. In the "X-bit 70%" graph, the number of test patterns could not be reduced even if the X-bit variance was very small.
As a result, we confirmed that the X-bit distribution at the PI was effective for test compaction. In addition, we confirmed that the efficiency of test compaction depended on the X-bit ratio in a test set.
Test Compaction Oriented X-identification
Problem Formulation
From Sect. 3, we confirmed that to increase the X-bit ratio and to reduce the X-bit variance for PI was effective for test compaction. Therefore, an X-identification problem for test compaction is formulated as follows.
Inputs: initial test set T Outputs: test set with X-bits XT Constraint: X-bit ratio ≥ n (%) Minimization:
In this formulation, s 2 (XT ) is the X-bit variance for PI in test set XT . D(T ) is the fault coverage by test set T . D(XT ) is the fault coverage by test set XT . n is the threshold value of the X-bit ratio (0 ≤ n ≤ 100). XT must have the X-bit ratio equal or more than n.
Test Compaction Oriented X-identification Algorithm
In this section, we propose an X-identification algorithm for test compaction. The algorithm aims to equalize the number of X-bits at each PI. Figure 3 shows the X-identification algorithm for test compaction. Explanations of each step are given. The inputs are a circuit (C) and an initial test set (T). In Fig. 3 , a fault simulation is performed for a circuit by each initial test pattern t i in T (line 4). From the result of the fault simulation, fault dictionary D is generated (line 5). Essential faults [12] are collected from fault dictionary D. The PI values of t i required to detect the essential faults are calculated. These PI values are fixed to care bits, and the other values are X-bits. Then, test set EXT, which can detect all essential faults, is obtained (line 7). As EXT may detect faults other than the essential faults, a fault simulation is performed by EXT. From the result of the fault simulation, undetected fault set U is generated (line 8). The X-identification for test compaction is performed to equalize the number of X-bits at each PI for the undetected faults of EXT. As the result of the X-identification, test set XT is obtained (line 9). The total number of X-bits in XT is smaller than that of X-bits in EXT, since XT increase care bits to detect undetected faults in U. XT can detect all faults in D. The details are described in Sect. 4.3. An X-identified test set (XT ) is outputted (line 10).
X-bit Distribution X-filling Algorithm
In this section, we propose an X-bit distribution X-filling algorithm. This algorithm determines test pattern to detect undetected faults in U. Figure 4 shows the X-bit distribution X-filling algorithm. Explanations of each step are given. The inputs are a circuit (C), a fault dictionary of initial test set (D), an undetected fault set (U), an initial test set (T ) and an X-identified test set (EXT). EXT can detect all essential faults. In Fig. 4 , test set XT is initialized to EXT (line 6). MCT which denotes the minimum value of X-bit distribution cost function is initialized to infinity (line 7). The series of processing for lines 9 to 19 is iterated for each undetected fault f i in U (line 8). A test pattern set DT f i , which detects undetected fault f i , is obtained by fault dictionary D (line 9). The series of processing for lines 11 to 17 is iterated for each test pattern t j in DT f i (line 10). The PI values of t j required to detect only f i is calculated. These PI values are fixed to care bits, and the other values are X-bits. Then, test pattern xt j , which can detect fault f i , is obtained (line 11). CT which denotes the value of X-bit distribution cost function is calculated by XT and xt j (line 12). The details are described in Sect. 4.4 . If the value of CT is smaller than that of MCT (line 13), CT is substituted for MCT (line 14), xt j is substituted for a test pattern with a minimum cost value t mct (line 15) and test pattern ID j is substituted for k which denotes ID of a test pattern with a minimum cost value (line 16). t mct is merged with xt k in XT , XT is updated (line 20). A fault simulation is performed for U by XT and detected faults are eliminated from U (line 21). Finally, test set XT is returned (line 23). XT can detect all faults in fault dictionary D.
Cost Function of X-bit Distribution for PIs and X-bit Ratio
In this section, we present a cost function to control the X-bit distribution for PIs and X-bit ratio in a test set. This cost function is used in line 12 of Fig. 4 . W(XT, p n ) shown in Eq. (16) is the number of care bits at primary input p n in the test set XT with X-bits. N T P (XT ) is the number of test patterns in XT . 
W(XT, p n
In Eq. (17), xt j corresponding to t j is a test pattern to detect only f i , and xt j corresponding to t j can detect only essential faults. X(xt j , p n ) is the function for primary input p n in xt j . If the value of p n in xt j is an X-bit, X(xt j , p n ) returns 1; otherwise, it returns 0. C(xt j , p n ) is the function for primary input p n in test pattern xt j . If the value of p n in xt j is a care bit, C(xt j , p n ) returns 1; otherwise, it returns 0. Therefore, "X(xt j , p n ) × C(xt j , p n ) = 1" means that primary input p n value in xt j is an X-bit and primary input p n value in xt j is a care bit. Thus, if xt j is selected to detect f i , the number of care bits in xt j increases by
Therefore, the cost value is small when a small amount of the total number of X-bits at PI changes to care bits. Thus, when the value of VX(xt j , xt j ) is small, the X-bit variance for PI is low and X-bit ratio is high. An example of test pattern selection to detect undetected fault f i is shown. Table 3 shows an example calculation of the number of care bits at PI in test set XT with X-bits. XT , obtained in line 6 of Fig. 4 , can detect all essential faults. The test pattern IDs are denoted as xt 1 to xt 5 . The primary input IDs are denoted as p 1 to p 7 . The don't care bit is denoted as "X" and the care bit is denoted as "C".
The number of care bits for primary input p 1 is calculated. Primary input p 1 includes the care bits in test patterns xt 2 and xt 4 , as shown in Table 3 . Therefore, "W(XT, p 1 ) = 2" is calculated by Eq. (16). Table 4 shows an example calculation of the cost of care bits to detect undetected fault f i . An undetected fault f i is detected by test patterns, t 1 , t 3 , and t 5 in T , whereas xt 1 , xt 3 , and xt 5 detect only fault f i .
As another example, we consider VX(xt 3 , xt 3 ), which is the value of the cost function required for test patterns xt 3
and xt 3 to detect fault f i . If test pattern xt 3 detects fault f i , Table 3 Care bits in test set XT and W(XT, p n ). Table 4 Care bits to detect fault f i . (xt 3 , xt 3 ) . Therefore, test pattern t 3 to detect undetected fault f i is selected. The values at p 2 and p 7 of xt 3 change from X-bits to care bits. The number of care bits of xt 3 increases from two to four. Thus, XT is updated.
Experimental Results
In this section, we describe the experimental results of the proposed method. The evaluation items are the X-bit ratio, the X-bit variance for PI, the execution time for X-identification and the number of test patterns after test compaction. The proposed method (VX) was compared with XID [13] , DC-XID [14] and PI Vari. VX considers both the X-bit ratio and X-bit variance for each PI. XID considers only X-bit ratio. PI vari considers only X-bit variance for each PI. DC-XID considers only X-bit distribution for each test pattern. PI Vari identifies X-bits to minimize the X-bit variance for PI. The algorithm of PI Vari is almost same as that of VX. The difference is cost function of line 12 of Fig. 4 . The cost function of PI Vari used Eq. (11). The applied circuits were ITC'99 benchmark circuits and ISCAS'89 benchmark circuits. Initial test set T was generated by the ATPG tool "TetraMAX TM " (Synopsys). The target fault model was a single stuck-at fault model. Two initial test sets were prepared for each circuit. One was an initial uncompacted test set T uc . The other was an initial compacted test set T c . Table 5 shows the X-bit ratio, the X-bit variance for PI and the execution time of X-identification for uncompacted initial test sets T uc . In Table 5 , N PI denotes the number of the PI, N T P (T uc ) denotes the number of test patterns in initial uncompacted test set T uc , %X-bit denotes the X-bit ratio in X-identified test set XT uc , s 2 (XT uc ) denotes the X-bit Table 6 Results of X-identification of compacted initial test sets T c . variance for PI in X-identified test set XT uc , Time(sec) denotes the execution time of X-identification for initial test set T uc and FC(%) denotes fault coverage. Fault coverage of X-identified test set was the same as that of initial test set. The %X-bit of VX is about 1% higher than that of XID and DC-XID for all circuits. The %X-bit of VX is about 0.4% higher than that of PI Vari for s13207, s15850, s38417, s38584, b14, b20, b21, and b22. The %X-bit of VX is about 0.3% lower than that of PI Vari for s35932, b15, and b17. The s 2 (XT uc ) of VX is smaller than that of XID, and DC-XID for all circuits. The s 2 (XT uc ) of VX is almost same as those of PI Vari. The s 2 (XT uc ) of VX was reduced from 17 to 48% (average 33%) as compared with XID and DC-XID. The Time(sec) of XID is smaller than that of DC-XID, PI Vari, and VX for all circuits. Table 6 shows the X-bit ratio, the X-bit variance for PI, and the execution time of X-identification for compacted initial test sets T c . In Table 6 , N PI denotes the number of the PI, N T P (T c ) denotes the number of test patterns in initial compacted test set T c , %X-bit denotes the X-bit ratio in X-identified test set XT c , s 2 (XT c ) denotes the X-bit variance for PI in X-identified test set XT c , Time(sec) denotes the execution time of X-identification for initial test set T c and FC(%) denotes fault coverage. Fault coverage of X-identified test set was the same as that of initial test set. The %X-bit of VX is about 1% higher than that of DC-XID for all circuits. The %X-bit of VX is about 0.5% higher than that of PI Vari for all circuits except for b15 and b17. The %X-bit of VX is about 2% higher than that of XID for s13207, s15850, s35932, s38417, b15, and b17. The %X-bit of VX is about 1% lower than that of XID for s38584, b14, b20, b21, and b22. The s 2 (XT c ) of VX is smaller than that of XID, and DC-XID for all circuits. The s 2 (XT c ) of VX is almost same as those of PI Vari. The s 2 (XT c ) of VX was reduced from 3 to 60% (average 13%) as compared with XID and DC-XID. The Time(sec) of XID is smaller than that of DC-XID, PI Vari, and VX for all circuits. Table 7 shows the number of test patterns in the test set after test compaction of initial uncompacted test set T uc . Two test compaction methods were applied to each test set after X-identification. One was Dsatur [9] which merges test patterns with X-bits. The other was double detection [12] which is fault simulation based test compaction. In Table 7 , #Merge denotes the number of test patterns after applying test compation based on Dsatur to an initial test set. #DD denotes the number of test patterns after applying test compaction based double detection to a test set compacted by Dsatur. FC(%) denotes fault coverage. Fault coverage of test set after test compaction was the same as that of initial test set. The #Merge of VX is smaller than that of XID, DC-XID, and PI Vari for all circuits except for s35932, s38417, and b21. The #Merge of VX was reduced maximum 188 patterns (average 71 patterns) as compared with XID, DC-XID, and PI Vari. As for s35932, XID has the smallest number of test patterns. As for s38417, and b21 PI Vari has the smallest number of test patterns. The #DD of VX is smaller than that of XID, DC-XID, and PI Vari for s13207, s15850, s38584, b14, b15, b17 and b22. The #DD of VX was reduced maximum 135 patterns (average 39 patterns) as compared with XID, DC-XID, and PI Vari. As for s35932, XID has the smallest number of test patterns. As for s38417, b20, and b21 PI Vari has the smallest number of test patterns. Table 8 shows the number of test patterns in the test set after test compaction of initial compacted test set T c . FC(%) denotes fault coverage. Fault coverage of test set after test compaction was the same as that of initial test set. The #Merge of VX is smaller than that of XID, DC-XID, and PI Vari for all circuits except for b21, and b22. The #Merge of VX was reduced maximum 26 patterns (average 8 patterns) as compared with XID, DC-XID, and PI Vari. As for b21, PI Vari has the smallest number of test patterns. As for b22, XID has the smallest number of test patterns. The #DD of VX is smaller than that of XID, DC-XID, and PI Vari for all circuits except for s38584, b21, and b22. The #DD of VX was reduced maximum 15 patterns (average 6 patterns) as compared with XID, DC-XID, and PI Vari. As for s35932, XID has the smallest number of test patterns. As for s38584, and b21 PI Vari has the smallest number of test patterns. As for b22, XID has the smallest number of test patterns.
Conclusion
In this paper, we analyzed the relationship between X-bit variance for PI and the number of test patterns after test compaction. As the result of preliminary experiments, we formulated an X-identification problem for test compaction. From the formulation, we proposed a heuristic algorithm of X-identification for test compaction. The experimental results of our proposed method showed that the number of test patterns after test compaction is reduced for most circuits and the experimental results showed that the X-bit variance for PI is reduced for all circuits. The experimental results also showed that the X-bit variance for PI and the X-bit ratio affects the number of final test patterns after test compaction. Future work includes improving the don't care identification algorithm for test compaction and studying don't care identification for other fault models.
